Impact of the Passive Component Structure for High Efficiency and Fast Response POL Using Power Supply on Chip

  • Kenji Kajihara Kyushu Institute of Technology Department of Engineering Electrical Engineering Course
  • Seiya Abe Kyushu Institute of Technology
  • Satoshi Matsumoto Kyushu Institute of Technology

Abstract

Power-SoC, which integrates MCU, power device, control circuits and passive devices on the same chip has been attracted attention. In this paper, we discuss the design consideration of high efficiency and fast response POL using 3D Power-SoC (Supply on Chip). We propose the optimal structure according to the switching frequency based on simulations.

Author Biographies

Seiya Abe, Kyushu Institute of Technology

Kyushu Institute of Technology
Department of Engineering
Electrical Engineering Course

Satoshi Matsumoto, Kyushu Institute of Technology

Kyushu Institute of Technology
Department of Engineering
Electrical Engineering Course

References

TI Designs, TEXAS INSTRUMENTS, http://www.tij.co.jp/analog/jp/docs/analogsplash.tsp?contentId=46073, access date: 2018.7.23

S. Matsumoto, “Future Power Electronics for Realizing Sustaining Society”, International Workshop on Power Supply On Chip 2010 (PwrSoc’10), Session 6.6, 2010.

K. Bharath and S. Venkataraman, “Power Delivery Design and Analysis of 14 nm Multicore Server CPUs with Integrated Voltage Regulators”, 2016 IEEE 66th Electronic Components and Technology Conference(ECTC 2016), pp.368-373, 2016. DOI: 10.1109/ECTC.2016.322

T. Phillips, “Delivering the Inner Power of SoCs: The Value of Fully Integrated Voltage Regulator”, International Workshop on Power Supply On Chip 2018(PwrSoc’18), session 6-2, 2018.

T. Yamamoto, J. Rikitake, S. Matsumoto, T. Ninomiya and S. Abe, “A new control strategy for power supply on chip using parallel connected DC-DC converter”, 2013 IEEE 10th International Conference on Power Electronics and Drive Systems (PEDS 2013), pp.109-112, 2013. DOI:10.1109/PEDS.2013.6526998

M. Higashida, T. Yamamoto, S Abe and S Matsumoto, “A Concept of field programmable power supply array utilizing power supply on chip– fully digital controlled multiple input and output voltages POL”, 2015 17th European Conference on Power Electronics and Applications (EPE’15 ECCEEurope), LS1e4, 2015. DOI: 10.1109/EPE.2015.7309289

S. Abe, S. Matsumoto and T. Ninomiya, “A Novel Load Regulation Technique for Power-SoC with Parallel Connected POLs”, IEEJ Journal of Industry Application, Vol.4 No.6, pp.732-737, 2015. DOI: 10.1541/ieejjia.4.732

K. Ono, K. Hiura and S. Matsumoto, “Design Consideration of a 3D Stacked Power Supply on Chip”, 2018 IEEE 68th Electronic Components and Technology Conference(ECTC 2018), Session 27.7, 2018. DOI: 10.1109/ECTC.2018.00196

ANSYS HFSS, ANSYS, http://www.ansys.com/ja-jp/products/electronics/ansys-hfss, access date:2019.4.23

K. Hiura, Y. Ikeda, Y. Hino and S. Matsumoto, “Impact of three-dimensional stacked power supply on chip for high-frequency DC-DC converter”, Japanese Journal of Applied Physics, Vol.56, PP.04CR13, 2017. DOI:10.7567/JJAP.56.04CR13

MYANALOG, ANALOG DEVICES, https://www.analog.com/jp/design-center/design-tools-and-calculators/ltspice-simulator.html/LTspice, access date: 2019.2.12

T. Akagi, S. Miyano, S. Abe and S. Matsumoto, “A silicon based multi-tens MHz gate driver IC for GaN power device”, 2017 IEEE Applied Power Electronics Conference and Exposition,(APEC 2017), pp.1978-1982, 2017. DOI:10.1109/APEC.2017.7930969

E. A . Burton, G. Schrom, F. Paillet, J. Douglas, W. J. Lambert, K. Radhakrishnan and M. J. Hill, “FIVRFully integrated voltage regulators on 4th generation Intel CoreTM SoCs”, 2014 IEEE Applied Power Electronics Conference and Exposition(APEC 2014), pp.432-439, 2014. DOI: 10.1109/APEC.2014.6803344

Simulink, MathWorks, https://jp.mathworks.com/products/simulink.html/MATLAB/Simulink, access date: 2018.9.12

Published
2020-01-26
How to Cite
Kajihara, K., Abe, S., & Matsumoto, S. (2020). Impact of the Passive Component Structure for High Efficiency and Fast Response POL Using Power Supply on Chip. Journal of the Institute of Industrial Applications Engineers, 8(1), 1. https://doi.org/10.12792/jiiae.8.1
Section
Articles