Low power Adaptive Viterbi Decoder with Section Error Identification

Chih-Yuan Liang*, Shiann-Rong Kuang, and Shr-Jie Li

Department of Computer Science and Engineering, National Sun Yat-sen University, Kaohsiung, Taiwan

*Corresponding Author: d983040002@student.nsysu.edu.tw

Abstract

As mobile communication devices have evolved rapidly in our daily life, the power consumption becomes a very important issue. The channel decoders of mobile devices play a key role in transmitting information over the noisy wireless channel. Viterbi is one of the most popular error correcting channel decoders in many wireless communication devices. However, the Viterbi decoder also consumes a lot of power of portable and wireless devices, especially the Survivor Memory Unit (SMU) of decoder. In this paper, a low power adaptive Viterbi decoder with section error identification method is proposed to reduce the dynamical power consumption in varying channel noisy. We use error detecting method to identify whether the segment of the received codeword sequence is erroneous. We can disable Viterbi decoder with clock gating technique to save power consumption when finding a correct data section by error detecting method. The SMU has been split into several segments based on the truncation length of SMU for low power purpose. Subsequently, each segment of SMU can be disabled dynamically according to the instant status of error-detecting in noisy channel environment. Furthermore, we also shorten the truncation length of SMU using Path Metric Comparison Unit (PMCU) to select the optimal decoding results for achieving more dynamical power saving. With the techniques mentioned above, experimental results show that the proposed method has more than 20% power saving compared with the traditional Viterbi decoder.

Keywords: Viterbi decoder, low power, error-detection.

1. Introduction

Convolutional codes, which are forward error correction codes, have been widely deployed in many wireless communication systems to improve the limited capacity of noisy transmission channels. Viterbi decoder is widely used in many wireless and mobile communication systems for decoding of convolutional codes. As the mobile devices growing up rapidly, the low power design technique becomes more important for extending the battery life significantly when the devices consume lots of power. Therefore, the low power design of Viterbi decoder for wireless portable devices is valued because these devices can stand by longer if Viterbi decoder consumes less power.

The Viterbi algorithm proposed by Andrew James Viterbi in 1967 is the most popular algorithm for correcting the errors in received information affected by the channel noise when transmitting information over the communication channel. The Viterbi decoder, which is implemented according to Viterbi algorithm, performs maximum-likelihood for decoding the convolutional codes. It is in the sense that it selects the sequence which makes the received codeword most likely and uses the trellis diagram to compute the accumulated distances (Path Metrics) between the received codeword sequences and the possible transmitted sequences. The decision bits of survivor path are chosen for each correct path in the trellis and are stored in the SMU for every decoding process. After a sequence of decoding operations, the decoding data can be obtained with the closest distances compared with the original correct transmitted data.

In the early years, the area and speed of Viterbi decoder are the most important concerns in VLSI design. However, the power consumption issue of Viterbi decoder design has become a key point in the recent years. Several researches about the low power design of Viterbi decoder have been discussed to achieve power reduction. The reduced-state sequence decoding (RSSD), the M-algorithm, and the T-algorithm have been proposed to prune significant portions of the survivors at each trellis stage that are least likely paths for reducing power consumption while executing a sequence of decisions. The processing time is
varying and depending on the number of states in the trellis. However, the algorithms still require a long time searching process based on the likelihood or metric value of the paths to find the best survivors in each trellis stage of Add-Compare-Select (ACS) loop. The extra comparison operation will affect the clock speed of the entire design and the critical path introduced by the searching processes. The pre-computation method\(^6\) was proposed to shorten the critical path introduced by the T-algorithm. The extra area and computation overheads in this field of researches need to be concerned, and the complexity and efficiently of design will be increased.

The Scarce State Transition (SST) of Viterbi decoder\(^7,8\) was developed to minimize the switching activities of decoded bits prior to Viterbi decoder. Using the SST Viterbi decoder, the decoded codeword sequence is likely to pass through the zero state if the condition of signal-to-noise ratio (SNR) is large enough. This technique decreases the switching activities of the internal operations in the Viterbi decoder, thus reducing the power consumption. The SST technique can result in significant reduction of dynamic power consumption. An approach which integrates the T-algorithm with the SST technique was proposed\(^9\) to reduce the ACS computation. The reconfigurable systolic Viterbi decoder\(^10\) has been proposed to change the truncation length according to the channel condition, resulting in reduction of power consumption. But the bit error rate (BER) is sacrificed in some condition. The SST technique and variable truncation length has also been combined with the path merging property\(^11\) to reduce the power consumption.

A new class of convolutional codes named as the state transparent convolutional (STC) code\(^12\) has been proposed by Sarrafzadeh. The STC has the properties of pre-decoding error detection and error locating. Hence, the STC decoder can only be applied to the erroneous portion of the received sequence. It can also reduce the operation of Viterbi decoder when receiving a correct sequence. This is a very important publication for the development of low power convolutional code decoder. Based on the STC definition, the authors\(^13,14\) proposed some hardware implementations and tried to save the power consumption when no errors have been detected.

This paper contains five sections. Section 2 gives the overview of Viterbi decoder and the description of STC concepts. Section 3 explains the methods of proposed low power adaptive decoder. Finally, we show the experimental results in Section 4 followed by a conclusion in Section 5.

2. Background

2.1 Traditional Viterbi decoder

A Viterbi decoder uses the traditional Viterbi algorithm, for decoding a series of codeword segments that have been encoded using the convolutional code. The typical Viterbi decoder is composed of four basic functional blocks, which are Branch Metric Unit (BMU), Add-Compare-Select Unit (ACSU), Path Metric Unit (PMU), and SMU. The architecture of Viterbi decoder is illustrated in Fig. 1.

The BMU first receives the codeword sequences and calculates the corresponding branch metrics (BMs) between the received sequences and the codewords on branches. Then, the BMs are fed into the ACSU which computes the path metrics (PMs) recursively and generates the decision bits for each state transition. Finally, the PMs of each trellis stage are stored in the PMU and the decision bits made by the ACSU are stored in SMU.

2.2 State transparent convolutional code and error detection method

The STC code\(^12-14\) discussed can find out the erroneous segment of the received sequence prior to Viterbi decoder. As a result, Viterbi decoder can only process these erroneous segments, and a simple method can be adopted to decode the non-erroneous segment for low power purpose. The STC is introduced as follows.

The concepts of STC are very similar to the traditional convolutional code. In the traditional convolutional code, we just take the state transition pairs of single-stage trellis into account. Fig. 2 shows the trellis diagram of traditional convolutional code. Every state has two paths to the next two states, and cannot reach other states in the next time step. However, every state in the STC code must have a path to each state for (2, 1, K) code. Therefore, it sometimes has to merge several time steps into single-stage transparent pairs as shown in Fig. 3. The author\(^12\) also describes that the fully connected single-stage transparent trellis exists in (2, 1, K), so the state transition pairs can be merged according to this property.
Based on the full connective property in (2, 1, K) code, the algorithm (12-14) can examine the possible error codeword segment. First, the received codeword sequence is split into smaller codeword segments. On the basis of the error detection method, each code segment can be represented as a unique path in the single-stage transparent trellis with initial and final states, denoted as IS(CSi) and FS(CSi) respectively, where CSi is the codeword segment i. If the codeword segment is correct, the following relations must be satisfied simultaneously.

\[
\text{FS}(C_{i-1}) = \text{IS}(C_i) \quad (1)
\]

\[
\text{FS}(C_i) = \text{IS}(C_{i+1}) \quad (2)
\]

where C_{i-1}, C_i, and C_{i+1} are the previous, current, and next codeword segments, respectively. If any of (1) and (2) is not satisfied, the current codeword segment and the corresponding codeword segment of the equation which is not satisfied are judged as erroneous segments of received sequence. When the erroneous segment of the received sequence is detected, an error correction algorithm (e.g. the Viterbi algorithm) is applied to these erroneous segments. Otherwise, the simple decoder can be used to decode it instead of the channel decoder for power saving purpose.

3. The Proposed Viterbi Decoder

First of all, we use about half of the truncation length of SMU to reduce power consumption when decoding the codeword sequence in Viterbi decoder. For example, the truncation length is 48 in the rate-1/2 and K=7 convolutional code, we use only half of the truncation length, i.e. 24, and partition the half part of SMU into 4 segments (length 6 for each segment) as shown in Fig 4. In order to have better BER, we get the minimum PMs for the shorter truncation length instead of the convergence property for longer truncation length to pick up the optimal survivor path. Based on the STC error detection method, the erroneous segments in the codeword sequence can be detected. Then, we can easily know the condition of error occurrence and the approximate SNR in time. According to different SNR, we modify the truncation length of SMU to reduce the power consumption of Viterbi decoder. For high SNR, decoding is performed with a short truncation length to decrease the operations in SMU. We can obtain the same decoding performance and reduce the power consumption of decoder by this method. The segments 1 to 4 of SMU can be disabled respectively if there is no erroneous
segment. Otherwise, the segments 1 to 4 of SMU will act regarding to each erroneous segment to get better decoding results with higher decoding performance. The architecture of proposed low power adaptive Viterbi decoder is shown in Fig 5. The algorithm of our proposed decoding method will be discussed in the following paragraph with (2, 1, 6) convolutional code as an example.

In the proposed method, three operating modes are adopted for scaling the truncation length of SMU. The truncation lengths are 0 (Mode 1), 6 (Mode 2), 12, 18, and 24 (Mode 3), respectively. The segment 2 to 3 of SMU in Mode 3 will be enabled according to the length of continuous noise occurrence. The truncation lengths are determined by comprehensive experiments for achieving the same correcting performance as the traditional Viterbi decoder. Fig. 6 illustrates the flowchart of our proposed low power adaptive Viterbi decoder with three operating modes. When receiving a codeword sequence, it will be split into codeword segments CS<sub>i-1</sub>, CS<sub>i</sub>, and CS<sub>i+1</sub>. Then, equations (1) and (2) are applied to determine whether the codeword segment CS<sub>i</sub> is erroneous due to channel noise. If not, it is decoded with a simple decoder<sup>13,14</sup> and the clock of Viterbi decoder is disabled by clock gating technique (Mode 1) to reduce the dynamic power of Viterbi decoder. Otherwise, it goes to Mode 2 and enables the first segment of SMU in the Viterbi decoder to decode the codeword segment CS<sub>i</sub>. In Mode 2, the codeword segment CS<sub>i</sub> is the first erroneous segment encountered, so we just enable the first segment of SMU and gate the clock signals of segments 2 to 4 of SMU for power saving purpose. After Viterbi decoder completes the operation of Mode 2, the next codeword sequence is received and split into codeword segments CS<sub>i-1</sub>, CS<sub>i</sub>, and CS<sub>i+1</sub>. When enabling the Viterbi decoder in Mode 2, we can get the state of minimum PMs in PMU, the state is exactly the decoded results of previous segment CS<sub>i-1</sub> due to the convergence property in Viterbi algorithm. This information in the state of minimum PMs produced by PMCU is really worthy of examination. We adapt the criterion in Mode 3 to compare the state between the minimum PMs of previous codeword segment CS<sub>i-1</sub> and the initial state of current codeword segment CS<sub>i</sub>. Therefore, the codeword segment can be detected to determine whether the segment CS<sub>i</sub> is erroneous. If the state of minimum PMs is not equal to the IS(CS<sub>i</sub>), we treat the codeword segment CS<sub>i</sub> in noisy condition and it has to be decoded with the segments 1 to 4 of SMU in Viterbi decoder according to the condition of SNR environment. Otherwise, we disable the Viterbi decoder and go back to Mode 1 with simple decoder to save dynamic power if there is no error encountered after Mode 3. Therefore, we can provide an efficient method to adjust the truncation length dynamically according to the varying noise condition of transmission channels for better power-saving efficiency.

4. Experimental Results

As mentioned above, the proposed low power adaptive Viterbi decoder provides three operating modes for adjusting the truncation length of SMU to reduce the operations and power consumption of SMU in Viterbi decoder. The proposed Viterbi decoder has been implemented and verified in Verilog HDL. It was also synthesized by Synopsys Design Compiler with TSMC 0.13 μm CMOS standard cell technology library. Synopsys Primetime was applied to estimate the static timing analysis and the power consumption of our proposed design with 50,000 bits of input patterns. Experimental results of power consumption with varying SNR from 1dB to 8dB are listed in Table 1, which shows that the proposed design can obtain
over 20% power saving in low SNR and about 40% in high
SNR.

Table 1. Power consumption of proposed design

<table>
<thead>
<tr>
<th>SNR</th>
<th>Power consumption (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Conventional Viterbi decoder</td>
</tr>
<tr>
<td>1dB</td>
<td>34.99 (100%)</td>
</tr>
<tr>
<td>2dB</td>
<td>34.87 (100%)</td>
</tr>
<tr>
<td>3dB</td>
<td>34.99 (100%)</td>
</tr>
<tr>
<td>4dB</td>
<td>34.97 (100%)</td>
</tr>
<tr>
<td>5dB</td>
<td>34.94 (100%)</td>
</tr>
<tr>
<td>6dB</td>
<td>34.84 (100%)</td>
</tr>
<tr>
<td>7dB</td>
<td>34.74 (100%)</td>
</tr>
<tr>
<td>8dB</td>
<td>34.64 (100%)</td>
</tr>
</tbody>
</table>

5. Conclusions

A low power adaptive Viterbi decoder which combines
the concept of STC code and the idea of adjusting
the truncation length of SMU has been proposed. Based on the
detecting technique, our decoder uses only half of the
truncation length of SMU, and provides three operating
modes for scaling the truncation length of the half part of
SMU. Each segment of SMU can be disabled respectively
with clock gating technique according to the condition of
SNR and the operating modes can be switched dynamically
due to the varying noisy environment. As a result, the
operations of SMU and the power consumption of the
whole circuit can be significantly reduced. Experimental
results have shown that the proposed design can achieve
more than 20% of power saving compared with the
traditional Viterbi decoder.

References

(1) Andrew James Viterbi : “Error bound for convolutional
codes and an asymptotically optimum decoding
algorithm”, IEEE Transactions on Information Theory,
(2) John B. Anderson and Elke Offer : “Reduced-state
sequence detection with convolutional codes”, IEEE
(3) C. F. Lin and J. B. Anderson : “M-algorithm decoding
of channel convolutional codes”, Conference
Proceedings, 20th Annual Information Sciences and
(4) Stanley J. Simmons : “Breadth-first trellis decoding
with adaptive effort”, IEEE Transactions on
(5) Francois Chan and David Haccoun : “Adaptive Viterbi
decoding of convolutional codes over memoryless
channels”, IEEE Transactions on Communications,
(6) Jinjin He, Huaping Liu, and Zhongfeng Wang : “A fast
ACSU architecture for viterbi decoder using
T-algorithm”, 43rd IEEE Asilomar Conference, Signals,
(7) S. Kubota, K. Ohtani, and S. Kato : “High-speed and
high-coding-gain Viterbi decoder with low power
consumption employing SST (scarce state transition)
scheme” , Electronics Letters, vol. 22, pp. 491-493,
1986.
Implementation and its Performance,” IEEE
Transactions on Communications, vol. 41, no. 8, pp.
(9) Jie Jin and Chi-Ying Tsui : “A low power Viterbi
decoder implementation using scarce state transition
and path pruning scheme for high throughput wireless
applications”, International Symposium on Low Power
(10) Kazuya Takahashi, Hiroshi Tobita, Shinichiro
Haruyama, Masao Nakagawa : “Reconfigurable
systolic Viterbi decoder”, Vehicular Technology
(11) Dah-Jia Lin, Chien-Ching Lin, Chih-Lung Chen,
Hsie-Chia Chang, Chen-Yi Lee : “A Low-Power
Viterbi Decoder Based on Scarce State Transition
and Variable Truncation Length”, IEEE International
(12) Hossein R. Sarrafzadeh : “State transparent
convolutional codes and their novel
maximum-likelihood decoding algorithm”, IEEE
Transactions on Communications, vol. 55, no. 10, pp.
(13) Yeu-Horng Shiau, Pei-Yin Chen, Hung-Yu Yang,
Yi-Ming Lin, and Shi-Gi Huang : “An efficient VLSI
architecture for convolution code decoding”,
International Symposium on Next Generation
(14) Y.-H. Shiau, H.-Y. Yang, P.-Y. Chen, and S.-G. Huang :
“Power-Efficient Decoder Implementation Based on
State Transparent Convolutional Codes”, IET Circuits,